


Figure 1

Macro-Cell basic architecture

Macro-Cell Configuration and Control



Prior Art

IC WITH uP INTERFACE AND LOCAL BUS INTERFACE




Figure 3

Prior Art

IC WITH LOCAL BUS INTERFACE




Figure 4

Prior Art

Figure 5

ASIC implementation of CMI with CMIPI macro-cells interface




Figure 6

ASIC implementation of CMI with CBBI macro-cells interface





Figure 7

ASIC implementation of CLB1 with CBB1 macro-cells interface



[illegible]

Prior Art




Figure 9

Board hosting ASIC implementation of AAL5 interfaced via DMI





Figure 10

Board hosting FPGA bread-boarding implementation of a DMI for microprocessor interface and a DMI for local bus interface



Board hosting FPGA bread-boarding implementation of DMI





Figure 11

Figure 12

COMMON BUS exploded in sub-buses



Common bus exploded in sub-buses

Interrupt Request (1, 2, i, ..., N)




Figure 13


Variable	Mean	SD	Median	Mode	Range	Skewness	Kurtosis	Shapiro-Wilk	Normality
Age	31.2	5.8	28	28	22-45	0.15	2.8	0.98	Yes
Gender	1.2	0.4	1	1	1-2	0.05	2.2	0.99	Yes
Marital Status	1.5	0.5	1	1	1-3	0.10	2.5	0.97	Yes
Education	12.5	1.2	12	12	10-15	0.08	2.6	0.99	Yes
Income	1500	300	1200	1200	800-2500	0.12	2.7	0.98	Yes
Occupation	1.8	0.6	1	1	1-3	0.09	2.4	0.99	Yes
Religion	1.1	0.3	1	1	1-2	0.06	2.3	0.99	Yes
Health Status	1.3	0.4	1	1	1-2	0.07	2.5	0.98	Yes
Stress Level	2.5	0.8	2	2	1-4	0.11	2.9	0.97	Yes
Life Satisfaction	3.5	0.9	3	3	2-5	0.09	2.6	0.98	Yes
Work-Life Balance	2.8	0.7	2	2	1-4	0.10	2.7	0.97	Yes
Family Support	1.6	0.5	1	1	1-3	0.08	2.4	0.99	Yes
Community Involvement	1.4	0.4	1	1	1-2	0.07	2.3	0.99	Yes
Personal Growth	2.2	0.6	2	2	1-4	0.09	2.6	0.98	Yes
Overall Well-being	3.2	0.8	3	3	2-5	0.10	2.7	0.97	Yes

Plug-In module



Figure 15

DMI compliant macro-cell basic architecture



DMI PERIPHERAL Shadowed Layers





Figure 17

Peripheral Common Bus Controller



DMI LEAF : Prefetchable Resources - Registers Layer (REGBLOCK)
FS_REG[4:0]
APB11BC



DMI LEAF : Prefetchable Resources - Registers Layer (REGBLOCK)





Figure 20

REGBLOCK Registers Types



NOTE referred to Counter Register:
DATA_FROM_CB[31:0] is THRESHOLD[31:0]
DATA2ACB[31:0] is COUNTER[31:0]

Figure 21

REGBLOCK SYNCHRONIZER Register Synchronizer Types





Figure 22

DML LEAF : Prefetchable Resources - Memories Layer (MEMBLOCK)



DMI LEAF : Not Prefetchable Resources FIFO Layer (FIFOBLOCK)



Figure 24

Command Register and Command Register Synchronizer

Common Bus Side
(cbus_clk (f1) domain)

Macro-Cell Side
(appl_clk (f2) domain)





Figure 25

Status Register and Status Register Synchronizer



Pulse to Pulse Synchronization Unit




Figure 26

Figure 27

Timing Diagram of Pulse to Pulse Synchronization Unit




Figure 28

Advantages of Distributed Synchronization






Figure 29

EXTERNAL BUS AGENT DMI acting as Master
Read Transaction from DMI PERIPHERAL 1



Asynchronous two phase handshake protocol: read



Asynchronous two phase handshake protocol: write






Figure 32

Prior Art

EBA-DMI ROOT interface
 MASTER: EBA
 SLAVE: DMI ROOT



EBA-DIMI ROOT interface
 MASTER: DIMI ROOT
 SLAVE: EBA



DMI PERIPHERAL support for Transaction Requesters



Figure 35

DMI Slave Mode Overall Algorithm Representation Read Transaction from DMI PERIPHERAL + Read Transaction from EXTERNAL BUS AGENT




Figure 36

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
Burst READ Transaction from DMI PERIPHERAL1/ Prefetchable resource
EXTERNAL BUS AGENT (master) Termination




Figure 37

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
Burst READ Transaction from DMI PERIPHERAL 1/ Prefetchable resource
DMI (slave) Termination

EXTERNAL
BUS AGENT

DMI MAIN

DMI PERIPHERAL 1

USER MACRO-CELL A

Resources & Messages




Figure 38

DMI Slave Mode Overall Algorithm Representation Write Transaction from EXTERNAL BUS AGENT + Write Transaction to DMI PERIPHERAL




Figure 39

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
 WRITE Transaction to DMI PERIPHERAL 1/Prefetchable resource
 EXTERNAL BUS AGENT (master) Termination

EXTERNAL
BUS AGENT

DMI MAIN

DMI PERIPHERAL 1

USER MACRO-CELL A

Resources & Messages





Figure 40

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
 WRITE Transaction to DMI PERIPHERAL1/ Prefetchable resource
 DMI (slave) Termination



	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	52
--	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	----

DMI Master Mode Overall Algorithm Representation




Figure 42




Figure 43


Figure 43

OVERALL STATUS

SNAPSHOT NUMBER = SN0;
 BUS STATUS = IDLE;
 FIFO FS = FIFO EMPTY;
 DATA_TRANSFERRED_CNT = 0;

ISSUED / EXECUTED COMMANDS

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 0;
 rd_up_down_cnt_mismatched = 0;
 rd_up_down_cnt_aligned = 0;

RDPTR

rdptr_aligned = A0;
 rdptr_mismatched = A0;

WRPTR

wrptr = A0;

FILLING STATUS

rd_nword_avail = 0;
 wr_nword_avail = 16;

FLUSH2REWIND

rd_flush_b = 1;
 rd_clear_b = 1;
 rd_nword2flush = 0;
 popword_cnt = 0;
 nword2rewind = 0;
 rewind_b = 1;
 clear_b = 1;

P1
 rx_buffer_wrptr
 rx_buffer_rdprr




Figure 44

Figure 44




Figure 45


Figure 45

OVERALL STATUS

SNAPSHOT NUMBER = SN2;
BUS STATUS = WORKING;
FIFO FS = FIFO FULL;
DATA_TRANSFERRED_CNT = 0;

ISSUED / EXECUTED COMMANDS
7 POP EXECUTED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 16;
rd_up_down_cnt_misaligned = 9;
rd_up_down_cnt_aligned = 9;

RDPTR

rdptr_aligned = A7;
rdptr_misaligned = A7;

WRPTR


wrptr = A0;

FILLING STATUS

rd_nword_avail = 9;
wr_nword_avail = 0;

FLUSH2REWIND


rd_flush_b = 1;
rd_clear_b = 1;
rd_nword2flush = 0;
popword_cnt = 7;
nword2rewind = 0;
rewind_b = 1;
clear_b = 1;



PARAMETERS

P1 = DATA_TRANSF_CNT_THR = 4
P2 = RX_BUFFER_FS_THR = 14

PREFETCHABLE FIFO



Data-Bus_162root(31,0)

PREFETCHABLE FIFO

POINTERS

ptr1 = rdptr_aligned
ptr2 = rdptr_misaligned
ptr3 = wrptr

Figure 46


Figure 46 is a block diagram of the system architecture. It shows the flow of data from an application through a prefetchable FIFO, a data bus, and another prefetchable FIFO to an external bus. The diagram also includes a circular buffer for data and a set of parameters for the system.

OVERALL STATUS

SNAPSHOT NUMBER = SN3;
BUS STATUS = WORKING;
FIFO FS = FIFO FULL;
DATA_TRANSFERRED_CNT = 4;

ISSUED / EXECUTED COMMANDS
FLUSH(4) ISSUED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 16;
rd_up_down_cnt_misaligned = 9;
rd_up_down_cnt_aligned = 9;

RDPTR

rdptr_aligned = A7;
rdptr_misaligned = A7;

WRPTR

wrptr = A0;

FILLING STATUS

rd_nword_avail = 9;
wr_nword_avail = 0;

FLUSH2REWIND

rd_flush_b = 1;
rd_clear_b = 1;
rd_nword2flush = 0;
popword_cnt = 7;
nword2rewind = 0;
rewind_b = 1;
clear_b = 1;

rx_buffer_wrptr

rx_buffer_rdprr

P1




Figure 47

Figure 47


OVERALL STATUS

SNAPSHOT NUMBER = SN4;
BUS STATUS = WORKING;
FIFO FS = FIFO NOT FULL NOR
EMPTY
DATA_TRANSFERRED_CNT = 0;

ISSUED / EXECUTED COMMANDS

FLUSH(4) EXECUTED
7 POP EXECUTED;
REWIND(3) EXECUTED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 12;
rd_up_down_cnt_misaligned = 9;
rd_up_down_cnt_aligned = 12;

RDPTR

rdptr_aligned = A4;
rdptr_misaligned = A7;

WRPTR

wrptr = A0;

FILLING STATUS


rd_nword_avail = 9;
wr_nword_avail = 4;

FLUSH2REWIND

rd_flush_b = 0;
rd_clear_b = 1;
rd_nword2flush = 4;
popword_cnt = 7 (then reset to 0);
nword2rewind = 3;
rewind_b = 0;
clear_b = 1;

rx_buffer_wrptr
rx_buffer_rdprr

P1



RX_BUFFER

P2


PARAMETERS
P1 = DATA_TRANSF_CNT_THR = 4
P2 = RX_BUFFER_FS_THR = 14

Data-Bus_Leak2root[31:0]

PREFETCHABLE FIFO POINTERS

plr1 = rdprr, aligned
plr2 = rdprr, misaligned
plr3 = wrptr

PREFETCHABLE FIFO



plr1

plr2

plr3


from APPLICATION

Figure 48

OVERALL STATUS

SNAPSHOT NUMBER = SN5;
 BUS STATUS = WORKING;
 FIFO FS = FIFO NOT FULL NOR
 EMPTY
 DATA_TRANSFERRED_CNT = 0;
 ISSUED / EXECUTED COMMANDS
 8 POP EXECUTED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 12;
 rd_up_down_cnt_mismatched = 3;
 rd_up_down_cnt_aligned = 6;

ROPTR

rdptr_aligned = A10;
 rdptr_mismatched = A13;

FILLING STATUS

rd_nword_avail = 3;
 wr_nword_avail = 4;

FLUSH2REWIND

rd_flush_b = 1;
 rd_clear_b = 1;
 popword_cnt = 0;
 nword2rewind = 0;
 rewind_b = 1;
 clear_b = 1;

WRPTR
 wrptr = A0;




Figure 49





Figure 50

Figure 50

OVERALL STATUS

SNAPSHOT NUMBER = SN7;
 BUS STATUS = IDLE;
 FIFO FS = FIFO NOT FULL NOR
 EMPTY
 DATA_TRANSFERRED_CNT = 0;
 ISSUED / EXECUTED COMMANDS
 RX_PIPELINE PURGE EXECUTED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 8;
 rd_up_down_cnt_misaligned = 8;
 rd_up_down_cnt_aligned = 8;

RDPTR

rdptr_aligned = A8;
 rdptr_misaligned = A8;

FILLING STATUS

rd_nword_avail = 8;
 wr_nword_avail = 8;

FLUSH2REWIND

rd_flush_b = 1;
 rd_clear_b = 1;
 rd_nword2flush = 0;
 popword_cnt = 0;
 nword2rewind = 0;
 rewind_b = 1;
 clear_b = 1;

WRPTR
 wrptr = A0;

rx_buffer_wrptr
 rx_buffer_rdptr

P1

EXTERNAL BUS
 15

PARAMETERS

P1 = DATA_TRANSF_CNT_THR = 4
 P2 = RX_BUFFER_FS_THR = 14

RX_BUFFER

P2

PREFETCHABLE FIFO POINTERS

ptr1 = rdptr_aligned
 ptr2 = rdptr_misaligned
 ptr3 = wrptr

Data-Bus_lea2root[31:0]

PREFETCHABLE FIFO




Figure 51




Figure 52




Figure 53





Figure 54



O.S. Driver Entry Points

